

Professional development tools for RISC-V

Ryan Sheng, <u>ryan.sheng@iar.com</u>, 021-63758658 IAR Systems (China) 2019.12.20





IAR Systems

- World-leading embedded development tools vendor
- Established in 1983
- Headquartered in Uppsala, Sweden
- 200 employees, 11 offices in EMEA / APAC / US
- Listed on Stockholm/NASDAQ-OMX





Total quality • Total safety • Total security





IAR Embedded Workbench C/C++ Compiler and Debugger IDE

Most widely used embedded software development tools User-friendly IDE features and broad ecosystem integration

Industry leading optimization for code size and speed

ISO/ANSI compliance with C18 and C++17

Comprehensive graphical debugger interface

Integrated code analysis add-ons

Functional safety certified

Global support & service

C EWARMSolution - LAR Embedded Workbench IDE - ARM 8.0.5				_	-	x
File Edit View Project Debug Disasembly 1-jet/JTAGjet Tools Window Help						
0000 + X00 00 + (0, 244 (0, 0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0						
EM Tage	× Arg	inters 1	- a ×	Disablembly		• 0 ×
	-	Contraction of the local division of the loc		Call	- 1	Mamma
	-	CHLP LEN		Gono	× 11	Memory
Cycles Address Exec Trace Exc. Access Date Address Date Veive Comment	* Cur	ment CPU Registers	/sh/e	Disessembly		
85477722 0x05003225 The. 807 80 80	R	88	1x00000032	0x00030ee	Sab209	SALE
95477734 0x05003222 THL 0X12 H0.100		¥1.	w2000386C	020003010	Barsci usuaci	THE U
en infinite and english	R	0	1x00000000		tamat +3	E
95477736 0x08003110 Thu. LDR.# B1. [PC.#0x28]	8	24	88E10001E88	0x80030£8	8x2008	8075
05477730 0x08803112 Thu. LDR R1. [R1]	R	85	N30003E9C	hee	ak)	
85477739 0w08803314 The 4D05 H1 H1 #1	R	26	1x2900882F	0x900398a	0xe7bi	B.N
65477741 0x08003116 The LDR # R2 [PC #0x24]	- 8	87	1x00001004	0+220 224	08.0	
85477742 0x08003118 Thy. 5TH H1. [R2]		23	1x000000012	Owner owner i	3xe73xe	3.8
	R	210	NEGODOROE	0x00030te	dwic5b	ADDS
	R	211	8410000148	0x0003100	0.00002	B.H
Workspace + # X are matrice are maine core state.c X	- R	\$12	1#00000009	*(2+101	#11+8:	
an indiation util	In HA	APSR	000000000	0x0003102	8x2900	HOPS
EwalthStates ETM_TRACE • ee_scrigtree_up	10	8		0x0003104	0x5550	STRE
Files 72 69 154 defended / Perer Amper, Such to make some complexe barrow 4/	* E	Z		10141++	Augusta A	ADDE
B DEWARMSolution 185 break				084403444	OSTORD	ADD5
EWAPMSolution - 154		0	1	0x8803198	8x429d	CHE
- B commark 137 I	1.	GE	120200	0x000310m	0md15m	BCC .N
- B POT 200 Billet+7 109 21 White (residual) / /* full the met with 5 f/	* 1	LPSR	000000000	1		
Higher Stand Chine 140 *(p+total)=0/	8 E	EPSR	1x81000000	0x860310c	Babof 0	POP
Considered 181 total++:	10	T	1.000000000	0x000310e	8x4770	88
- 0 vedcteck.ct 142	HC-	ICI	1500000000	an infinit	13_EOURINE IV	
Lo Coput	P	PC II	0x0000111C	0#8603110	Ow 69Ga	LOF N
Openization log 199 eenize enize	5	SP I	1x10001E70	0#8803112	0w6809	IDR
Optimization m. 144	L	LR	M08003233	0#8803114	0x3c49	ADDG
	= 71	PRINASE	DECODOCOD	0w0003116	dwin09	LDR N
Line Course Line 14 static sat et insigt coursers		DASKPRI	00000000000000000000000000000000000000	0x0003118	0x6011	STR
He source 19 establist, counter+r	1.0	BASEPRI NAT	1600	retreit + co	CI+181 E (DI+	and a state
Librarya 0 11 retval + (co+12) + (co+14) + 1 + 12	10.0	FARTTWACK	20000000000000000000000000000000000000	Oxeligation	dw1810	dimes.
112 return retval:		CONTROL	x000000004	0x000311e	0x280a	CHP
173 J		FPCA		0x0002120	0xd201	BCS 8
178 1997 / Provide Land Andrew Statistic Statistical Control (1997)		SPSEL	i;	0x8003122	882001	#OPS
The Design of th	100	nPRIV	1	0x0002124	9xe000	8.8
Timeline	× Fun	nction Profiler				×
Correction Of F	- 0		(PH)			
OFF CONTRACTOR OFF			Land I		212.22	
11467 THEFT ALL ALL ALL ALL ALL ALL ALL ALL ALL AL	- Fu	unction	PC Samp	PC Samples Addre	114	
TAAC INST ATTEN SILES ATTACT A	X	core_state_transition	34776103	28 40 0.890	03140-0x00032d	11 11
	11 12 L	OrGAN Link find	22679075	18.52 0880	02500-08980278	4
core banch motive core banch stole	100	ne undert	10512193	0.50 0x80	03316-0x880312	26
rate, line and	100	metrix mail metrix biteste	act 9914126	8 10 Da90	02efc-0x8802f5	ad .
trip_complex 14204 trip_complex 19553 trip_complex 4040 pmp_complex	* 10	matrix mal matrix	0006640	6.60 Dall0	02eal-0x0002ef	rb



SUL

Functional

Support for 13,000+ devices Different architecture, One solution

All available 8-, 16- and 32-bit MCUs

Cortex-M0 Cortex-R8 Cortex-M0+ Cortex-A5 Cortex-M1 Cortex-A7 Cortex-M3 Cortex-A8 Cortex-M4 Cortex-A9 Cortex-M7 **ARM11** Cortex-M23 Cortex-M33 ARM9 Cortex-R4 ARM7 SecurCore Cortex-R5 Cortex-R52 8051 **MSP430** Cortex-R7

AVR AVR32 RX **RL78** RH850 Cortex-A15 78K SuperH V850 R32C M32C M16C R8C

H8 STM8 ColdFire HCS12 S08 MAX CR S



Device support for RISC-V

Options for node "MyProject"
Category: General Options Static Analysis C/C++ Compiler Assembler Output Converter Custom Build Build Actions Linker Debugger I-jet Simulator Library Options 2 Stack/Heap MISRA-C:2004 MISRA-C:199 Target Output Library Configuration Library Options Device RV32IMAFDC Andes CloudBEAR Generic Microchip SiFive
Syntacore >

V32EM V32EMA V32EMAC V32EMAF V32EMAFC V32EMAFD V32EMAFDC V32EMC V32EMF V32EMFC V32EMFD V32EMFDC V32IM V32IMA V32IMAC V32IMAF V32IMAFC V32IMAFD V32IMAFDC V32IMC V32IMF V32IMFC V32IMFD V32IMFDC

RV32I

Base Integer Instruction Set

RV32E

Base Integer Instruction Set (embedded, 16 registers)

Supported extensions

Μ	integer mul & div
А	atomic
F	single precision float
D	double precision float
С	compressed

Supported IP vendors

.

Andes CloudBEAR Microchip SiFive Syntacore



Compilation system



Compiler optimizations



Controlling optimizations



Controlling optimizations

Options for node "main.c"			×	
Options for node "main.c"	Verride inherited settin Preprocessor MISRA-C: 1998 Language 1 Langua Level None Low Medium High Balanced	gs Diagnostics Encodings ge 2 Optimizations Enabled transf Common subd Loop unroll Function in V Code motion Type-based Cross call	Factory Settings MISRA-C:2004 Extra Options s Output List formations: expression eliminati ling alining a alias analysis	<pre>#pragma optimize=high unsigned int GetFib(int n) { if ((n > 0) && (n <= MAX_FIB)) { return (Fib[n-1]); } else { </pre>
	No size const		OK Cancel	<pre>return 0; }</pre>



Speed, size or both?

Optimization

Common sub-expressions Loop unrolling Function inlining Code motion Dead code elimination Static clustering Instruction scheduling Peephole Cross call

Effect

- Speed ↑Size ↓Speed ↑Size ↑
- Speed ↑ Size ↑
- Speed \uparrow Size \rightarrow
- Speed \rightarrow Size \downarrow
- Speed ↑ Size ↓
- Speed ↑
- Speed ↑
- Speed J Size J

Size \rightarrow

Size \downarrow

IAR SYSTEMS

Challenges on optimization

Size

- Compared to more complex instruction sets, RISC-V have challenges especially when it comes to code size
- Arithmetic with higher resolution than the natural data size yields larger code
- Absence of carry flags and instructions to save and restore multiple registers

Speed

- When it comes to speed, RISC-V is competitive
- More speed optimizations in future releases

Our initial target will be reducing code size for small embedded systems. Our main focus has always been to supply the best code size and speed on the market.

GCC attributes

- In the extended language mode, IAR C/C++ compiler supports a selection of commonly used GCC-style attributes
- Use the <u>__attribute__</u> ((attribute-list)) syntax for these attributes
- The following attributes are supported in part or in whole



Custom instructions

- The **.insn** directive generates custom instructions which are not directly supported by the assembler
- The .insn directive generates instructions on all RISC-V instruction formats

* Please refer to the RISC-V ISA specification sections 2.3 and 12.2 for details on bit-layout

		.i	insn	directives
.insn	r	op7,	f3,	f7, rd, rs1, rs2
.insn	r	op7,	f3,	f7, rd, rs1, rs2, rs3
.insn	r4	op7,	f3,	f2, rd, rs1, rs2, rs3
.insn	i	op7,	f3,	rd, rs1, expr
.insn	i	op7,	f3,	rd, rs1, expr (rs1)
.insn	S	op7,	f3,	rd, rs1, expr (rs1)
.insn	sb	op7,	f3,	rd, rs1, expr
.insn	sb	op7,	f3,	rd, expr(rs1)
.insn	b	op7,	f3,	rd, rs1, expr
.insn	u	op7,	f3,	rd, expr
.insn	uj	op2,	rd,	expr
.insn	cr	op2,	f4,	rd, rs1
.insn	ci	op2,	f2,	rd, expr
.insn	ciw	op2,	f3,	rd', expr
.insn	са	op2,	f6,	f2, rd', rs2'
.insn	cb	op2,	f3,	rs1', expr
.insn	cj	op2,	f3,	expr
.insn	cs	op2,	f3,	rs1', rs2', expr

op2, op7
 unsigned immediate
 2 or 7-bit opcode

fΝ

unsigned immediate for function code 2-7 bits wide

rd, rsN

register field integer (x0-x31) or FP (f0-f31)

rd', rsN'
 compact instruction
register field
 integer (x8-x15) or FP
(f8-f15)

expr immediate expression



Custom instructions: Example

}

- The .insn directive can be used to inline assembly code in programs written in C and C++
- Built-in constants are available when generating a custom instruction

Intrinsic-like function example

```
long __insn_example(int lhs, int rhs) {
    long res;
    /* Generates AND r,r,r */
    asm (".insn r 0x33, 0x7, 0x0, %0, %1, %2" \
        : "=r" (res) \
        : "r" (lhs), "r" (rhs) );
    return res;
```

Intrinsic-like macro example

```
/* Generates AND r,r,r */
#define __insn_example(lhs, rhs) ({ \
    int __lhs = (lhs), __rhs = (rhs), __res; \
    asm (".insn r 0x33, 0x7, 0x0, %0, %1, %2" \
        : "=r" (__res) \
        : "r" (__lhs), "r" (__rhs)); \
    __res; \
})
```



C-STAT: static code analysis

- Advanced C/C++ code analysis
- Fully integrated within IAR Embedded Workbench
- Check the compliance with MISRA C:2004, MISRA C++:2008 and MISRA C:2012
- 250+ checks mapping to hundreds of issues covered by CWE and CERT C/C++
- Intuitive and easy-to-use settings
- Flexible rules selection
- Extensive and detailed documentation

CWE (Common Weakness Enumeration): CERT (Computer Emergency Response Team): http://cwe.mitre.org http://www.cert.org





RISC-V debugging

- IAR supports the latest complete RISC-V debug spec, currently v0.13
 - Any additional updates will continuously be supported
- Automated discovery of implemented debug features in a MCU or SoC
 - Implemented debug features like h/w breakpoints, supported extensions etc. are automatically read on connection
- Interrupt and exception catching
 - Distinguish between different priority levels and exception types
- Set different types of breakpoints
 - Code, data, log, trace start and stop, etc.
- Single step on both C/C++ and assembler level
- Full low-level access to all registers, memories and other resources on the MCU or SoC
- Script/macro execution capabilities



Debug & Trace probes

	I-jet	I-jet Trace (4-bit model)	I-jet Trace(16-bit model)
JTAG/SWD speed	48 MHz	100 MHz	100 MHz
Download speed (RAM)	1.89 MByte/s	3.73 MByte/s	3.73 MByte/s
SWO max. bandwidth	~30 Mbps	~60 Mbps	~60 Mbps
Available trace memory	-	64M or 256M bytes	256M or 1G bytes
Trace max. bandwidth	-	1.2 Gbps	11.2 Gbps
Max streaming speed	48 MByte/s	~380 MByte/s	~380 MByte/s
Power sampling resolution	~160 µA	~160 µA	~160 µA
Power sampling rate	200 ksps	200 ksps	200 ksps



C-SPY debugger overview





IAR Systems

3rd-party



C-SPY debugger implementation

😢 welcome - IAR Embedded Workbench	IDE - RISC-V 1.11.1				- o ×
<u>F</u> ile <u>E</u> dit <u>V</u> iew <u>P</u> roject <u>D</u> ebug <u>I</u> -je	t <u>T</u> ools <u>W</u> indow <u>H</u> elp				
: th th 🗈 🕋 🚔 🕹 🛍 th (o c 💿 - < Q, > ⇆ म를 < 😳 > d 🖻 🖪 🐽 📼 🕒 (8 🛛 🗋 🗛 🕇 🖻 🗛 🗍 🖓	0 1 -]		
Workspace 🗸 🗘 X	coreplexip_welcome.c X c_stat.c plic_driver.c init.c welcome.map	Disassembly	▲ 廿 ×	Stack 1	→ ҵ ×
Debug	main() fo	Go to 🗸 🗸	Memory 🗸 🖹	Stack ~	
Files 🍁 🔹	119 PWM0_REG(PWM_CFG) = 0; 120 PWM0 REG(PWM_CFG) = (PWM_CFG_ENALWAYS) (PWM_CFG_ZEROCM	Disassembly	^	Location Data	Variable Value Type Frame
🗆 🌒 welcome - Debug 🗸	121 PWM0_REG(PWM_COUNT) = 0;	4040032E 157D	c.addi a0, -1	0x80000FE0 0x00002710	i 10000 int [0] main
- 🖃 💼 bsp	122	b++;	coddi o2 1	0x80000FE4 0xCDCDCDCD	1
	123 PWM0 REG(PWM CMP0) = 124	if(b > 0 & g == 0)	C.add1 a2, 1		
→ li init.c	125	0 40400332 01061713	slli a4, a2, 0x10	0x80000FF0 0xCDCDCDCD)
□ □ ± @ plic_driver.c	126 while(1) {	40400336 8341	c.srli a4, 0x10	0x80000FF4 0xCDCDCDCD	
	127 volatile uint64_t * now = (volatile uint64_t*)(CLINT_CT	40400338 C719	c.beqz a4, 0x40400346	0x80000FF8 0x0000000	J
	120 $uinto4_t then = *now + 100;$ 129 $while (*now < then) { }$	4040033A 01051713	slli a4, a0, 0x10	0x80000FFC 0x4040002A	۱ <u> </u>
	130	4040033E 8341	c.srli a4, 0x10		
	$131 \doteq if(r > 0 \& b == 0) \{$	40400340 E319	c.bnez a4, 0x40400346	Ctool	
welcome.map		40400342 0585	c.addi al. 1	Stack usa	lge
+ welcome.out	133 g++;	b;			
	$\begin{array}{c} 134 \\ 135 \end{array} \qquad $	40400344 167D	c.addi a2, -1		
Project & File	136 g;	PWM0_REG(PWM_CMP1) = (0xFF - (r >> 2);	Watch 1	→ ↓ ×
r loject à l'lie	137 b++; Ievel	40400346 0FF00713	li12 a4, 0xFF	Expression Value	Location Type
welcome		4040034A 01059793	slli a5, a1, 0x10	r 50	a1[0:15] uint16_t
weicome	$\begin{array}{c c} 139 \\ 140$	4040034E 83C1	c.srli a5, 0x10	g 13	a0[0:15] uint16_t
Registers 1 v a x	141 b:	40400350 8789 40400352 8F1D	c.srai ab, 2	b 0	a2[0:15] uint16_t
Find Course Finds	142 - }	40400354 200057B7	lui a5. 0x20005	<click td="" to<=""><td></td></click>	
Find: Group: PWM V	143	40400358 02478793	addi a5, a5, 0x24		
Name Value Access	<pre>\$ 144 PWM0_REG(PWM_CMP1) = 0xFF - (r >> 2);</pre>	4040035C C398	c.sw a4, 0(a5)	Fynressia	ons monitoring
+ PWMACEG 0x00001400 ReadWrite	145 $PWM0_REG(PWM_CMP2) = 0xFF - (g >> 2);$	PWM0_REG(PWM_CMP2) = (0xFF - (g >> 2);	Expression	shis monitoring
PWM9COUNT 0x00000077 ReadWrite	146 PWN0_REG(PWN_CHPS) = 0xFF - (0 >> 2); 147	4040035E 0FF00713	li12 a4, 0xFF		
PWM0PWMS 0x00000080 ReadWrite	< > v	40400362 01051793	slli a5, a0, 0x10	Locals	▼ 1 ×
PWM0CMP0 0x00000FE ReadWrite		40400366 83C1	c.srli a5, 0x10	Mariahla Malua	Leasting Ture
PWM0CMP1 0x00000F3 ReadWrite	Terminal I/O 🗸 🗸 X	40400368 8789	c.srat a5, 2	variable value	Location Type
PWM0CMP2 0x00000FC ReadWrite	Output: Log file: Off	4040036C 200057B7	lui a5. 0x20005	i 10000	0x80000FE0 int
PWM0CMP3 0x000000FF ReadWrite	Welcome to the E31 Coreplex TP EPGA Evaluation Kit!	Preskusints		r 50	a1[0:15] uint16_t
		вгеакроінь	• + *	g 13	a0[0:15] uint16_t
Pagistars	Somibosted Terminal I/O	Type Location	Extra	D 0x0200BEE8	a3 uint64 t volatile *
Registers	Seminosteu reminari/O	Code coreplexip_welcom	me.c:124.3, type: default (auto)	1921881	0x200BFF8 uint64 t
	×	🔽 🔶 Code coreplexip_welcom	me.c:144.5 when "r % 50 == 0	then 1920602	t2:t1 uint64_t
	>	Code coreplexip_welcom	me.c:139.5, type: default (auto)		
	Input: Ctrl codes Options				
	Buffer size: 0	Code & data	a breakpoints	Variables	monitoring
Build Debug Log	,	1			
Ready				Ln 1	42, Col 6 UTF-8 CAP NUM OVR



Full development environment





Trace on RISC-V (coming ...)

• What is Trace ?

- In contrast to traditional debugging, trace is non-intrusively observing your application
- Capture the full PC flow
- Go back in time and see how you arrived at the current point
- Quickly isolate exceptions and hard faults
- Find bugs that are rare and dependent on the order-of-execution
- Performance and coverage monitoring, e.g. find where your application is spending its time, isolate the dead code, show test deficiencies, etc.

• RISC-V trace specifics

- Specifications of standard RISC-V trace are still under development
- Processor Trace TG defines trace encoder packets and the core → encoder interface
- More work is needed to make all aspects of trace standard (e.g. control & export)
- Goal is to get on par with what is already existing on more mature architectures



Trace on RISC-V (coming ...)





Summary

Meet your demand of quality & time-to-market

- Easy code reuse and widest customers base from IAR Embedded Workbench
- Fit the needs of both memory size and necessary performance by the outstanding C/C++ compiler
- Improve the code quality and find potential issues earlier by the integrated C-STAT analysis
- Identify low level bugs and provide graphical visibility to all SoC resource by the powerful debugger



Thanks for your attention !

www.iar.com/riscv

